

# SCIENTIFIC REPORTS



Correction: Author Correction

OPEN

## The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization using a Tantalum Catalytic Layer

Yeonwoo Shin<sup>1</sup>, Sang Tae Kim<sup>1</sup>, Kuntae Kim<sup>2</sup>, Mi Young Kim<sup>2</sup>, Saeroonter Oh<sup>3</sup> & Jae Kyeong Jeong<sup>1</sup>


High-mobility indium gallium zinc oxide (IGZO) thin-film transistors (TFTs) are achieved through low-temperature crystallization enabled via a reaction with a transition metal catalytic layer. For conventional amorphous IGZO TFTs, the active layer crystallizes at thermal annealing temperatures of 600 °C or higher, which is not suitable for displays using a glass substrate. The crystallization temperature is reduced when in contact with a Ta layer, where partial crystallization at the IGZO back-channel occurs with annealing at 300 °C, while complete crystallization of the active layer occurs at 400 °C. The field-effect mobility is significantly boosted to 54.0 cm<sup>2</sup>/V·s for the IGZO device with a metal-induced polycrystalline channel formed at 300 °C compared to 18.1 cm<sup>2</sup>/V·s for an amorphous IGZO TFT without a catalytic layer. This work proposes a facile and effective route to enhance device performance by crystallizing the IGZO layer with standard annealing temperatures, without the introduction of expensive laser irradiation processes.

Amorphous metal oxide semiconductor thin-film transistors (TFTs) are used as the backplane electronics in liquid crystal displays (LCDs) and organic light-emitting diode (OLED) displays, for their field-effect mobility >10 cm<sup>2</sup>/V·s, good uniformity over large glass substrates sizes, and low temperature process<sup>1–4</sup>. Conventionally, amorphous silicon (*a*-Si:H) has been the well-established standard backplane technology due to its low cost, good size scalability, and excellent manufacturability<sup>5</sup>. However, *a*-Si:H suffers from a low charge carrier mobility of less than 1 cm<sup>2</sup>/V·s. Low-temperature poly-silicon (LTPS) devices with carrier mobility values greater than 70 cm<sup>2</sup>/V·s are used in mobile device applications. LTPS, which is primarily formed via the crystallization of *a*-Si:H using excimer laser annealing (ELA), enables high-resolution and narrower display borders with integrated gate driver circuits<sup>6–8</sup>. However, the high equipment and manufacturing costs, as well as the difficulty of scaling ELA equipment beyond generation 6 glass substrate sizes have limited its application in large screen displays<sup>8,9</sup>.

As the demand continuously grows for larger screens, higher resolution, higher frame rates, and stereoscopic vision for future glasses-free 3-dimensional displays or virtual reality head-mount displays, requirements for high TFT mobility and low RC delays have become crucial<sup>10</sup>. High carrier mobility allows faster charge and discharge of the pixel storage capacitor, which results in less signal processing time for each selected line of the pixel array. Furthermore, the reduction of TFT dimensions for the same drive current leads to larger aperture ratios and lower power consumption<sup>11</sup>.

Much research effort has been made toward identifying a high-device performance metal-oxide semiconductor candidate. Generally, high In-content oxide materials have higher electron carrier concentration and superior field-effect mobility, but suffer from bias instability under illumination conditions<sup>12,13</sup>. Other Sn-based materials<sup>14,15</sup>, ZnON<sup>16,17</sup>, and bi-layer active layer structures<sup>18–21</sup> have been studied. Despite these research efforts,

<sup>1</sup>Department of Electronic Engineering, Hanyang University, Seoul, 133-791, Republic of Korea. <sup>2</sup>Department of Materials Science and Engineering, Seoul National University, Seoul, 151-742, Republic of Korea. <sup>3</sup>Division of Electrical Engineering, Hanyang University, Ansan, Gyeonggi-do, 15588, Korea. Correspondence and requests for materials should be addressed to S.O. (email: [sroonter@hanyang.ac.kr](mailto:sroonter@hanyang.ac.kr)) or J.K.J. (email: [jkjeong@hanyang.ac.kr](mailto:jkjeong@hanyang.ac.kr))



**Figure 1.** XRD spectra of the IGZO/SiO<sub>2</sub>/Si stack with and without the Ta catalytic layer, after annealing at various temperatures under O<sub>2</sub> atmosphere.

InGaZnO (In:Ga:Zn = 1:1:1 atomic ratio) is the most commonly used oxide material in manufacturing due to its good uniformity, low process temperature, and relatively good bias-thermal stress (BTS) stability and chemical stability. Hence, the implementation of innovative TFT structures and processes into current technology to boost the device performance of the industry-standard InGaZnO would be economically beneficial.

Nomura *et al.* reported a single-crystal IGZO transistor with a field-effect mobility of 80 cm<sup>2</sup>/V·s using thermal annealing at 1400 °C for 30 minutes<sup>22</sup>. IGZO deposited at room temperature begins to crystallize in a polycrystalline state at temperatures of 600~700 °C via thermal annealing<sup>23–26</sup> or local heating using excimer laser irradiation<sup>27,28</sup>. Although the onset temperature of crystallization may differ depending on the deposition method, argon/O<sub>2</sub> ratio, active layer thickness, and annealing ambient<sup>29</sup>, the necessary temperatures are far too high to be used for devices fabricated on glass substrates. Moreover, the grain boundaries in polycrystalline IGZO may form energy barriers that impede the charge carrier conduction, sometimes resulting in degradation of electron mobility to values lower than that of *a*-IGZO. Yamazaki *et al.* deposited an IGZO layer by sputtering onto a heated substrate of *ca.* 300 °C to form *c*-axis alignment crystalline IGZO<sup>30,31</sup>, followed by a 450 °C annealing step to ensure uniform film quality and an increased portion of *c*-axis-aligned crystalline regions. In this case, the difference in angle between adjacent grains was small and changed gradually across grain boundaries<sup>30,32</sup>. Nevertheless, the field-effect mobility value was below 10 cm<sup>2</sup>/V·s. In this regard, a low-temperature crystallization technique that substantially enhances the mobility of IGZO TFTs would be useful in next-generation display applications.

In this work, we apply a tantalum (Ta) metal capping layer to the IGZO back surface and subject it to various annealing temperatures. Previously the thermal annealing of Ta/zinc tin oxide (ZTO) stack was found to cause the low temperature crystallization, which allowed the promising enhancement of the field-effect mobility in the resulting ZTO TFT<sup>33</sup>. However, it is noted that the industry standard IGZO materials is anticipated to be hardly replaced by the ZTO semiconductor because of the difficulty in the fabrication of its large-size target ( $\geq 8$  Gen.) and wet etching as well as the optimization of the overall process. Thus, the industry standard IGZO channel was chosen for the facile implantation in this study. During annealing, the Ta layer becomes oxidized while facilitating partial crystallization of the IGZO layer at temperatures as low as 300 °C. Metal-induced crystallization of the IGZO active layer at 300 °C results in a TFT with respectable device characteristics including a field-effect mobility of 54.0 cm<sup>2</sup>/V·s, subthreshold slope of 0.3 V/decade, and threshold voltage of 0.2 V. The proposed device structure and process can be straightforwardly implemented into existing IGZO backplane technology to boost device performance using a crystallization technique that requires neither high-temperature annealing nor excimer laser irradiation.

## Results

The effects of the Ta catalytic layer and annealing temperature on the crystallographic nature of IGZO films are examined in detail. Figure 1 shows the X-ray diffraction (XRD) spectra of the IGZO/SiO<sub>2</sub>/Si stack both with and without the Ta layer at various annealing temperatures under O<sub>2</sub> atmosphere. The XRD peak near 56°, common across all samples, comes from the Si substrate (Fig. S2 in Supplementary Information (SI)). After annealing of the *a*-IGZO/SiO<sub>2</sub>/Si film at 400 °C, only a broad pattern near ~33° can be observed with no sharp diffraction peaks, indicating that the IGZO film remains amorphous. As expected, at a higher annealing temperature of 700 °C, the XRD spectrum shows a discernible (009) diffraction peak. This indicates that the IGZO layer has crystallized,


which agrees with previous reports in the literature<sup>34</sup>. Next, the Ta layer is applied on top of the amorphous IGZO layer and annealed at temperatures ranging from 200 to 500 °C. At 200 °C, a set of strong diffraction peaks at  $2\theta = 33.7$  and  $38.5^\circ$  corresponds to the tetragonal  $\beta$ -Ta film (002) and (110) peaks, respectively (also see Fig. S2 in SI). When the annealing temperature is further increased to 300 °C, the Ta XRD peaks are shifted toward a lower angle, as shown in Fig. S2. This may be caused by an increase in lattice spacing due to the increased thermal stress in the metallic film. A distinct peak near  $33^\circ$  can be observed and is attributed to the IGZO (009) peak seen from the (4) spectrum, though it is not as prominent. Lattice ordering and thus partial crystallization occur near the Ta/IGZO interface, which will be discussed later. Note that the onset temperature of IGZO crystallization is reduced by more than 300 °C through the incorporation of the Ta catalytic layer. At an annealing temperature of 400 °C, a sharp IGZO (009) peak and IGZO (104), (015) peaks can be seen, indicating a well-defined crystalline state in the IGZO layer. Simultaneously, the metallic Ta peaks are no longer present, suggesting the formation of tantalum oxide ( $\text{TaO}_x$ ) via oxidation of the Ta layer in the ambient  $\text{O}_2$  (also see Fig. S2). At annealing temperatures of 500 °C, the crystalline IGZO peaks decrease, while a sharp peak at  $2\theta = 35^\circ$  appears, which is assignable to either ZnO (002) or the bixbyite  $\text{In}_2\text{O}_3$  (400) phase. This result suggests that, at high annealing temperatures, the weakened cation bonds prefer to form small grains of ZnO or  $\text{In}_2\text{O}_3$  rather than rearrange into crystalline grains of  $\text{InGaZnO}_4$ . The microscopic structure of the Ta/IGZO/ $\text{SiO}_2$ /Si film at annealing temperatures of 200, 300, and 400 °C was further examined.

Figure 2 shows cross-sectional transmission electron microscopy (TEM) images of the IGZO layer with the Ta catalytic layer after thermal annealing under  $\text{O}_2$  atmosphere. No signs of crystalline regions appear near the Ta/IGZO interface (denoted as A) after annealing at 200 °C, nor near the channel region (denoted as B), as shown in Fig. 2(A). Selected area electron diffraction (SAED) patterns also exhibit diffuse rings that indicate an amorphous phase. Figure 2(B) shows a TEM image of the Ta/IGZO/ $\text{SiO}_2$  film after annealing at 300 °C. Slight indications of ring patterns and bright spots appear near both the top and bottom interfaces of the IGZO layer (denoted as C and D, respectively), indicating the occurrence of small-grain crystallization throughout the entire active layer. The Ta atoms induce a change in the bonding characteristics of the IGZO, resulting in the rearrangement of the constituent atoms to form crystalline regions. The TEM images of the samples annealed at 400 °C clearly show diffraction rings with spot patterns in the areas denoted as E and F in Fig. 2(C), indicating that the entire IGZO active layer is crystallized with larger grains than the sample annealed at 300 °C. The SAED patterns show that the crystal structure is more organized at the IGZO/ $\text{SiO}_2$  interface. Once the Ta-induced crystalline regions near the back-interface were established, the crystalline regions grew and propagated in the depth direction, free of Ta atoms (see Fig. S6 in SI).

X-ray photoelectron spectroscopy (XPS) analysis was performed to reveal the distribution of elements within the material stack along the depth direction, as well as the chemical binding states of the constituent elements. Figure 3 shows the XPS depth profile of the samples annealed at 200 and 300 °C under  $\text{O}_2$  atmosphere. The Ta layer is oxidized to form  $\text{TaO}_x$  after thermal annealing. As shown in Fig. 3(b), there is a slight increase of In and Ga elements at the interface in the Ta layer after annealing at 300 °C. Figure 4 shows the O 1s XPS spectra of the reference IGZO film without the catalytic layer and Ta/IGZO stacks annealed at 200 and 300 °C, respectively, which were obtained from depth profiling XPS analysis. The subpeaks at 530.9 and 532.0 eV are assigned to the oxygen bonded to fully-coordinated metal ions (M-O lattice) and hydroxyl group-related oxygen bonds, respectively<sup>35,36</sup>. The M-O lattice portion of the Ta/IGZO film annealed at 300 °C increased from 87% of the value of the reference IGZO film to 97%. Conversely, the hydroxyl group-related portions decreased from 13% of the value of the reference IGZO film to 3%.


It is interesting to discuss how the Ta catalytic layer and subsequent annealing affect the structural and electrical properties of the semiconducting IGZO film. The thermal oxidation of Ta on the IGZO channel layer during the post deposition annealing (PDA) process clearly affects the chemical states of the underlying IGZO film. The Gibbs free energies of formation ( $\Delta G_f$ ) for  $\text{In}_2\text{O}_3$ ,  $\text{Ga}_2\text{O}_3$ , ZnO, and  $\text{Ta}_2\text{O}_5$  are  $-830.7$ ,  $-998.3$ ,  $-348.1$ , and  $-1911.2$  kJ/mol, respectively<sup>37,38</sup>. The lower  $\Delta G_f$  of  $\text{Ta}_2\text{O}_5$  indicates that Ta atoms have stronger oxidation tendencies than those of  $\text{In}_2\text{O}_3$ ,  $\text{Ga}_2\text{O}_3$ , and ZnO (and hence, IGZO). Therefore, it is reasonable that the PDA of the Ta/IGZO stack at an elevated temperature ( $>500^\circ\text{C}$ ) will cause oxidation of the Ta film and the simultaneous reduction of the IGZO film near the Ta/IGZO interface regions, which involves the elimination of the lattice oxygens bonded to In, Ga, and Zn cations. However, the lower PDA temperature ( $\sim 300^\circ\text{C}$ ) in this study will kinetically hinder the reduction reaction because breaking cation-to-oxygen bonds (In-to-O, Ga-to-O, or Zn-to-O) requires a high activation energy ( $>1$  eV)<sup>39</sup>. In this case, the weakly bonded oxygen species, such as interstitial oxygen and the hydroxyl groups in the IGZO film, will preferentially be eliminated and consumed during the formation of  $\text{TaO}_x$ <sup>40</sup>. Indeed, some loosely-bonded oxygen species were calculated to exist in the form of OH impurities in the metal oxide semiconductor<sup>41</sup>. This interpretation is consistent with the reduction of the impurity-related oxygen peak in the O 1s XPS spectrum of the Ta/IGZO films.

Figure 5 depicts a schematic representation of the Ta-induced crystallization of IGZO near the top interface. Unlike the numerous metal-induced crystallization studies on a-Si:H<sup>42</sup>, there are few reports on the metal-induced crystallization of metal-oxides. Yang *et al.* reported that the crystallization temperature of  $\text{TiO}_2$  films can be reduced by using a Ni contact layer<sup>43</sup>. Temperatures in the range of 200–300 °C are not sufficient to promote the diffusion of metal interstitials in a metal-oxide material. Rather, the Ni atoms assist the crystallization of  $\text{TiO}_2$  through an intermediate reaction. Following a similar model, the Ta layer can release electrons into the underlying IGZO layer. These electrons are transferred to the anti-bonding orbitals of M-O ( $M = \text{In, Ga}$ ) bonds that weaken the M-O bonds. During the subsequent thermal annealing step, the weakened M-O bonds are likely to be broken. Indeed, the metallic In and Ga elements between  $\text{TaO}_x$  and IGZO films are still observed after the PDA of 200 and 300 °C, as shown in the In 3d XP (Fig. S3 in SI) and Ga 2p XP spectra (Fig. S4 in SI), respectively. The rearrangement and local diffusion of broken M-O bonds in conjunction with the atomic In and Ga may be the reason for the low-temperature crystallization of IGZO film.




**Figure 2.** Cross-sectional TEM images of the IGZO layer with the Ta catalytic layer after thermal annealing at (A) 200 °C, (B) 300 °C, and (C) 400 °C under O<sub>2</sub> atmosphere. Selected area electron diffraction (SAED) patterns near the top and bottom interface are shown in the insets.

Figure 6 shows the representative transfer characteristics ( $I_D - V_{GS}$ ) of the reference IGZO device without the catalytic layer and the Ta-induced polycrystalline IGZO TFT. The threshold voltage ( $V_{TH}$ ) is taken as the voltage where  $I_D = W/L \times 10$  nA at  $V_{DS} = 5.1$  V. The field-effect mobility ( $\mu_{FE}$ ) is calculated via the maximum peak value at a  $V_{DS}$  of 0.1 V. The subthreshold gate swing (SS) is taken from the transfer curve at  $V_{DS} = 0.1$  V. The device characteristics are listed in Table 1. The reference IGZO device has  $\mu_{FE} = 18.1$  cm<sup>2</sup>/V·s,  $V_{TH} = 0.9$  V, and SS = 0.8 V/decade. The Ta-induced crystallization process causes the resulting IGZO TFTs to have a higher  $\mu_{FE}$  value and lower  $V_{TH}$  value. At a PDA temperature of 300 °C, the devices exhibited a remarkable  $\mu_{FE}$  of




**Figure 3.** Depth profile of samples annealed at (a) 200 °C and (b) 300 °C, obtained from XPS analysis.




**Figure 4.** O 1s XPS spectra of the (a) reference IGZO sample, (b) Ta/IGZO sample annealed at 200 °C, and (c) Ta/IGZO sample annealed at 300 °C.

54.0 cm<sup>2</sup>/V·s, which is a 3-fold improvement relative to the reference device; however, the device subjected to annealing at 400 °C exhibits mobility degradation at  $\mu_{FE} = 27.3$  cm<sup>2</sup>/V·s. Although the ordering of IGZO atoms helped to improve the electron carrier transport, an excess of grain boundaries may have adverse effects by presenting numerous energy barriers in the conduction path. Therefore, optimum device characteristics are achieved when some crystallization occurs, but not enough to generate grain boundaries that are detrimental to the current flow. The optimum annealing temperature in this study is 300 °C. Figure 7 shows the output characteristics ( $I_D - V_{DS}$ ) of the four device cases, which exhibit good drain conductance that agrees with the transfer curves. For a bottom-gate, top-contact structure, the entire back-channel cannot be deposited with a metallic layer as it will short the source and drain electrodes. Thus, the current will flow through a-IGZO regions on either sides of the polycrystalline region where the Ta layer is applied. It is suggested that the metal layer can extend along the entire channel length in a bottom-gate, bottom-contact device structure to fully take advantage of the Ta-induced crystallization effect. It would be interesting to note the role of O<sub>2</sub> atmosphere on the Ta-induced crystallization of a-IGZO films. The samples annealed at 300 and 400 °C under N<sub>2</sub> atmosphere also showed the similar crystallization as shown in Fig. S7 in SI. Furthermore, the Ta-induced polycrystalline IGZO



**Figure 5.** Schematic representation of the IGZO crystallization mechanism induced by the Ta catalytic layer.




**Figure 6.** Transfer characteristics ( $I_D - V_{GS}$ ) of the (a) reference IGZO device without the catalytic layer and the Ta-induced polycrystalline IGZO TFT annealed at (b) 200 °C, (c) 300 °C, and (d) 400 °C under  $O_2$  atmosphere. The thickness of the IGZO films for all IGZO devices was  $\sim 15$  nm.

TFTs annealed at 300 and 400 °C under  $N_2$  atmosphere exhibited the improved  $\mu_{FE}$  value mobilities (see Fig. S8 and Table S1 in SI), indicating that the existence of  $O_2$  atmosphere is not a critical factor on the Ta-induced low-temperature crystallization of a-IGZO films.

Samples	$\mu_{FE}$ (cm <sup>2</sup> /Vs)	SS (V/decade)	$V_{TH}$ (V)	$I_{ON/OFF}$
(a) Control Device	18.1 ± 0.6	0.8 ± 0.1	0.9 ± 0.2	1.2 × 10 <sup>7</sup>
(b) Ta/IGZO 200 °C	42.7 ± 2.7	0.4 ± 0.1	0.5 ± 0.2	3.4 × 10 <sup>7</sup>
(c) Ta/IGZO 300 °C	54.0 ± 4.7	0.3 ± 0.1	0.2 ± 0.2	4.4 × 10 <sup>7</sup>
(d) Ta/IGZO 400 °C	27.3 ± 1.1	0.5 ± 0.1	0.7 ± 0.3	2.2 × 10 <sup>7</sup>

**Table 1.** Summary of the TFT device parameters with the reference IGZO and Ta/IGZO annealed at various temperatures. Average and standard deviation values are included.




**Figure 7.** Output curves ( $I_D - V_{DS}$ ) of the (a) reference IGZO device without the catalytic layer and the Ta-induced polycrystalline IGZO TFT annealed at (b) 200 °C, (c) 300 °C, and (d) 400 °C under O<sub>2</sub> atmosphere.

Figure 8 shows the stability characteristics of the IGZO TFTs under 1 hour of positive gate bias stress (PBS) or negative gate bias stress (NBS). The PBS conditions are  $V_{GS} = V_{TH} + 20$  V and  $V_{DS} = 5.1$  V, while the NBS conditions are  $V_{GS} = V_{TH} - 20$  V and  $V_{DS} = 5.1$  V. The threshold voltage shift ( $\Delta V_{TH}$ ) under PBS for the IGZO TFT with the Ta layer annealed at 300 °C improves to 2.65 V compared to 3.35 V of the IGZO reference TFT. The superior reliability of the crystallized IGZO TFTs at 300 °C is consistent with the reduced defects density as a result of high-degree lattice ordering and the impurity scavenging effect. Under NBS, all devices show comparable stability characteristics with  $\Delta V_{th}$  of  $-0.5$  V.

## Discussion

We investigated the effects of Ta-induced, low-temperature crystallization of IGZO films on TFT characteristics. The presence of a Ta layer on the IGZO active layer results in the onset annealing temperature for crystallization being lowered from 600 °C to 300 °C. Metal Ta film is oxidized to form TaO<sub>x</sub> during the thermal annealing step. XRD and TEM analyses show partial crystallization at 300 °C and larger crystal grains throughout the total active layer at 400 °C. Ta acts as a catalyst to break weak IGZO bonds, where the broken bonds within IGZO are rearranged to form crystallized regions during thermal annealing. The intermediate crystallization region serves as a nucleation site for the crystalline regions to grow toward the bottom interface. Bottom-gate structure TFT devices are fabricated using the Ta layer formed on top of the active layer between the source and drain electrodes. Through the use of this material stack, the field-effect mobility is significantly increased from 18 cm<sup>2</sup>/V·s (of a device without the catalytic Ta layer) to 54.0 cm<sup>2</sup>/V·s at 300 °C annealing. However, further annealing at



**Figure 8.** Evolution of transfer characteristics under PBS for the (a) reference IGZO device and the (b) Ta-induced polycrystalline IGZO TFT annealed at (b) 200 °C and (c) 300 °C under O<sub>2</sub> atmosphere. NBS stability characteristics are shown in (d), (e), (f). The PBS (NBS) stress conditions are  $V_{GS} = V_{TH} + 20\text{ V}$  ( $V_{GS} = V_{TH} - 20\text{ V}$ ) and  $V_{DS} = 5.1\text{ V}$ .

temperatures higher than 400 °C introduced grain boundaries throughout the active layer, which hampered the electron transport and hence decreased the mobility. Metal-induced crystallization and subsequent annealing at 300 °C provides an effective method to significantly enhance the device performance of standard IGZO TFTs on glass or plastic substrates with a process temperature constraint (<400 °C).

## Methods

Bottom-gate, top-contact structure IGZO devices are fabricated for this study. A 100-nm SiO<sub>2</sub> layer is grown via thermal oxidation on a heavily-doped p-type Si wafer. The highly-doped Si substrate acts as the gate electrode, while the SiO<sub>2</sub> layer serves as the gate insulator. A 15-nm a-IGZO (In:Ga:Zn = 1:1:1 at. %) active layer is deposited via RF sputtering under an Ar atmosphere and patterned using a shadow mask. The RF power of the IGZO target is 100 W, and the chamber pressure is fixed at 3 mTorr. Source/drain electrodes are formed via the DC sputtering of ITO. During deposition of the S/D electrode, the working pressure is 5 mTorr under an Ar atmosphere, and the DC power of the ITO target is 50 W. The channel width and length of the IGZO TFT are 1000 μm and 300 μm, respectively. A post-deposition annealing (PDA) step was performed at 400 °C for 1 hour under an O<sub>2</sub> atmosphere. A 20-nm-thick Ta thin film, serving as the crystallization catalytic layer, is sputtered selectively through a shadow mask on top of the active layer between the source and drain electrodes with dimensions of  $W/L = 2300\text{ μm} / 150\text{ μm}$  (see Fig. S1 in SI). A final annealing step with temperatures varying from 200 to 500 °C is performed in ambient O<sub>2</sub> or N<sub>2</sub>. Device channel width (W) and length (L) of 1000 and 300 μm, respectively, are used throughout this study.

XRD analysis is carried out using a step scan mode with a step size of 0.02° (2θ), 0.3 s per step, and Cu-Kα radiation (40 kV, 30 mA). Cross-sectional transmission electron microscopy (TEM, Tecnai F20 ultra-high resolution TEM operating at 200 kV) analysis is performed on the prepared Ta/IGZO film samples to examine the local crystal structure within the active layer. Using X-ray photoelectron spectroscopy (XPS, SIGMA PROBE, ThermoG, UK), we investigate the chemical binding states of the Ta/IGZO films as well as the atomic composition profile along the depth direction by sputtering Ar<sup>+</sup> ions of 1 keV energy. Electrical measurements of the TFT characteristics are performed using a Keithley 2636 source parameter analyzer at room temperature in ambient air.



## References

- Nomura, K. *et al.* Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors using Amorphous Oxide Semiconductors. *Nature*. **432**, 488–492 (2014).
- Kim, M. *et al.* High Mobility Bottom Gate InGaZnO Thin Film Transistors with SiO<sub>x</sub> Etch Stopper. *Appl. Phys. Lett.* **90**, 212114 (2007).
- Hong, S. *et al.* A Review of Multi-Stacked Active-Layer Structures for Solution-Processed Oxide Semiconductor Thin-Film Transistors. *J. Inf. Disp.* **17**, 93–101 (2016).
- Nam, Y. *et al.* Beneficial Effect of Hydrogen in Aluminum Oxide Deposited through the Atomic Layer Deposition Method on the Electrical Properties of an Indium-Gallium-Zinc Oxide Thin-Film Transistors. *J. Inf. Disp.* **17**, 65–71 (2016).
- Nathan, A. *et al.* Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic. *IEEE J. Solid-State Circuits*. **39**, 1477–1486 (2004).
- Im, J. S. *et al.* Phase Transformation Mechanisms Involved in Excimer Laser Crystallization of Amorphous Silicon Films. *Appl. Phys. Lett.* **63**, 1969–1971 (1993).
- Nathan, A. *et al.* Driving Schemes for a-Si and LTPS AMOLED Displays. *J. Display Technol.* **1**, 267–277 (2005).
- Kuriyama, H. *et al.* Enlargement of Poly-Si Film Grain Size by Excimer Laser Annealing and Its Application to High-Performance Poly-Si Thin Film Transistor. *Jpn. J. Appl. Phys.* **30**, 3700 (1991).
- Kuriyama, H. *et al.* High Mobility Poly-Si TFT by a New Excimer Laser Annealing Method for Large Area Electronics. *in IEDM Tech. Dig.* pp. 563–566 (1991).
- Kwon, J. Y. & Jeong, J. K. Recent Progress in High Performance and Reliable n-Type Transition Metal Oxide-Based Thin Film Transistors. *Semicond. Sci. Technol.* **30**, 024002 (2015).
- Street, R. A. Thin-Film Transistors. *Adv. Mater.* **21**, 2007–2022 (2009).
- Kamiya, T. *et al.* Present Status of Amorphous In–Ga–Zn–O Thin-Film Transistors. *Sci. Technol. Adv. Mater.* **11**, 044305 (2010).
- Ryu, B. *et al.* O-Vacancy as the Origin of Negative Bias Illumination Stress Instability in Amorphous In–Ga–Zn–O Thin Film Transistors. *Appl. Phys. Lett.* **97**, 022108 (2010).
- Ryu, M. K. *et al.* Impact of Sn/Zn Ratio on the Gate Bias and Temperature-Induced Instability of Zn-In-Sn-O Thin Film Transistors. *Appl. Phys. Lett.* **95**, 173508 (2009).
- Noh, J. Y. *et al.* Cation Composition Effects on Electronic Structures of In-Sn-Zn-O Amorphous Semiconductors. *J. Appl. Phys.* **113**, 183706 (2013).
- Kim, H. S. *et al.* Anion Control as a Strategy to Achieve High-Mobility and High-Stability Oxide Thin-Film Transistors. *Sci. Rep.* **3**, 1459 (2013).
- Ye, Y. *et al.* High Mobility Amorphous Zinc Oxynitride Semiconductor Material for Thin Film Transistors. *J. Appl. Phys.* **106**, 074512 (2009).
- Kim, S. I. *et al.* High Performance Oxide Thin Film Transistors with Double Active Layers. *in IEDM Tech. Dig.* pp. 1–4 (2008).
- Park, J. C. *et al.* Highly Stable Transparent Amorphous Oxide Semiconductor Thin-Film Transistors Having Double-Stacked Active Layers. *Adv. Mater.* **22**, 5512–5516 (2010).
- Chong, E. *et al.* Localization Effect of a Current-Path in Amorphous In–Ga–Zn–O Thin Film Transistors with a Highly Doped Buried-Layer. *Thin Solid Films*. **519**, 4347–4350 (2011).
- Jung, H. Y. *et al.* Origin of the Improved Mobility and Photo-Bias Stability in a Double-Channel Metal Oxide Transistor. *Sci. Rep.* **4**, 3765 (2014).
- Nomura, K. *et al.* Thin-Film Transistor Fabricated in Single-Crystalline Transparent Oxide Semiconductor. *Science*. **300**, 1269–1272 (2003).
- Nomura, K. *et al.* Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors. *Jpn. J. Appl. Phys.* **45**, 4303 (2006).
- Ahn, B. D. *et al.* Origin of Device Performance Degradation in InGaZnO Thin-Film Transistors after Crystallization. *Jpn. J. Appl. Phys.* **51**, 015601 (2011).
- Kim, G. H. *et al.* Formation Mechanism of Solution-Processed Nanocrystalline InGaZnO Thin Film as Active Channel Layer in Thin-Film Transistor. *J. Electrochem. Soc.* **156**, H7–H9 (2009).
- Park, K. *et al.* Reliability of Crystalline Indium–Gallium–Zinc-Oxide Thin-Film Transistors Under Bias Stress With Light Illumination. *IEEE Electron Device Lett.* **62**, 2900–2905 (2015).
- Chen, T. *et al.* Excimer Laser Crystallization of InGaZnO<sub>4</sub> on SiO<sub>2</sub> Substrate. *J. Mater. Sci.: Mater. Electron.* **22**, 1694 (2011).
- Nakata, M. *et al.* Effects of Excimer Laser Annealing on InGaZnO<sub>4</sub> Thin-Film Transistors Having Different Active-layer Thicknesses Compared with Those on Polycrystalline Silicon. *Jpn. J. Appl. Phys.* **48**, 115505 (2009).
- Ide, K. *et al.* Structural Relaxation in Amorphous Oxide Semiconductor, a-In-Ga-Zn-O. *J. Appl. Phys.* **111**, 073513 (2012).
- Yamazaki, S. *et al.* Properties of Crystalline In–Ga–Zn-Oxide Semiconductor and Its Transistor Characteristics. *Jpn. J. Appl. Phys.* **53**, 04ED18 (2014).
- Yamazaki, S. *et al.* In-Ga-Zn-Oxide Semiconductor and Its Transistor Characteristics. *ECS J. Solid State Sci. Technol.* **3**, Q3012–Q3022 (2014).
- Takahashi, M. *et al.* C-Axis Aligned Crystalline In-Ga-Zn-Oxide FET with High Reliability. *in Proc. AM-FPD Dig. Tech. Paper.* pp. 271–274 (2011).
- Hwang, A. Y. *et al.* Metal-Induced Crystallization of Amorphous Zinc Tin Oxide Semiconductors for High Mobility Thin-Film Transistors. *Appl. Phys. Lett.* **108**, 152111 (2016).
- Suko, A. *et al.* Crystallization Behavior of Amorphous Indium–Gallium–Zinc-Oxide Films and Its Effects on Thin-Film Transistor Performance. *Jpn. J. Appl. Phys.* **55**, 035504 (2016).
- Rajachidambaram, M. S. *et al.* Improved Stability of Amorphous Zinc Tin Oxide Thin Film Transistors using Molecular Passivation. *Appl. Phys. Lett.* **103**, 171602 (2013).
- Nomura, K. *et al.* Depth Analysis of Subgap Electronic States in Amorphous Oxide Semiconductor, a-In-Ga-Zn-O, Studied by Hard X-ray Photoelectron Spectroscopy. *J. Appl. Phys.* **109**, 073726 (2011).
- Lee, C. B. *et al.* Effects of Metal Electrodes on the Resistive Memory Switching Property of NiO Thin Films. *Appl. Phys. Lett.* **93**, 042115 (2008).
- Jin, Z. *et al.* High Throughput Fabrication of Transition-Metal-Doped Epitaxial ZnO Thin Films: A Series of Oxide-Diluted Magnetic Semiconductors and Their Properties. *Appl. Phys. Lett.* **78**, 3824–3826 (2001).
- Luo, Y. R. Comprehensive Handbook of Chemical Bond Energies. *CRC press.* (2007).
- Zan, H. W. *et al.* Achieving High Field-Effect Mobility in Amorphous Indium-Gallium-Zinc Oxide by Capping a Strong Reduction Layer. *Adv. Mater.* **24**, 3509–3514 (2012).
- Robertson, J. & Guo, Y. Light Induced Instability Mechanism in Amorphous InGaZn Oxide Semiconductors. *Appl. Phys. Lett.* **104**, 162102 (2014).
- Lee, S. W. & Joo, S. K. Low Temperature Poly-Si Thin-Film Transistor Fabrication by Metal-Induced Lateral Crystallization. *IEEE Electron Device Lett.* **17**, 160–162 (1996).
- Yang, C. *et al.* Metal-Induced Solid-Phase Crystallization of Amorphous TiO<sub>2</sub> Thin Films. *Appl. Phys. Lett.* **101**, 052101 (2012).

## Acknowledgements

This study was supported by the Industrial Strategic Technology Development Program funded by MKE/KEIT under Grant 10048560 and by a National Research Foundation (NRF) grant funded by the Korean government (NRF-2015R1A2A2A01003848).

## Author Contributions

Y.S. and J.K.J. designed this work. S.O. and J.K.J. wrote the manuscript. Y.S. and S.K. performed the experimental and electrical measurements. G.K. and M.K. contributed to the TEM analysis. All authors discussed the results and commented on the manuscript. The project was supervised by S.O. and J.K.J.

## Additional Information

**Supplementary information** accompanies this paper at doi:[10.1038/s41598-017-11461-0](https://doi.org/10.1038/s41598-017-11461-0)

**Competing Interests:** The authors declare that they have no competing interests.

**Publisher's note:** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2017